Active Central Electronics Engineering Research Institute Vacancies
Showing 20 of 33 jobs (Page 1 of 2)
Get Central Electronics Engineering Research Institute Vacancy Alerts on Mobile
Never miss new Central Electronics Engineering Research Institute notifications, official PDFs & exam updates. Join our verified community channels:
Never Miss Central Electronics Engineering Research Institute Vacancy Alerts
Subscribe to the official MySarkariNaukri WhatsApp & Telegram Channels. Receive instant notification alerts, official PDF releases, admit card announcements, answer keys, and syllabus changes for Central Electronics Engineering Research Institute and all major Sarkari examinations right on your mobile phone.
About CSIR-CEERI Careers
| Feature | Organization Details |
| Organization Type | Autonomous R&D Institute (under CSIR, Ministry of Science & Technology) |
| Headquarters | Pilani, Rajasthan |
| Primary Entry Gate | Direct Exam / Interview / GATE 2026 (for specific project roles) |
| Salary Range | โน19,900 - โน2,15,900 (As per Grade & 7th CPC) |
๐๏ธ Organization Overview
The Central Electronics Engineering Research Institute (CEERI), established in 1953, is a pioneer in the field of electronics research and development in India. Located in the historic town of Pilani, Rajasthan, the institute serves as a backbone for the countryโs electronics industry, focusing on vacuum electron devices, semiconductor devices, and cyber-physical systems. Its mission is to achieve self-reliance in strategic sectors and provide advanced technological solutions to national challenges.
With outreach centers in Chennai and Jaipur, CEERIโs reach extends across the nation, collaborating with organizations like ISRO, DRDO, and various private sector giants. The institute is instrumental in developing indigenous technologies for smart sensors, microwave tubes, and IoT-enabled systems, making it a dream destination for researchers and engineers.
๐ผ Key Job Profiles
- Scientist / Senior Scientist: Responsible for leading R&D projects in semiconductor process technologies, microwave devices, and embedded systems.
- Technical Assistant: Provides crucial technical support in laboratories, handling PCB fabrication, testing equipment, and system maintenance.
- Technician: Engaged in the repair and maintenance of electrical installations, workshop machines, and specialized R&D hardware.
- Project Associate (JRF/SRF): Contractual research positions focused on time-bound projects funded by various government agencies.
- Administrative Officer: Manages the human resources, finance, and general administration of the institute to ensure smooth operational flow.
๐ฐ Salary & Employee Benefits
CEERI follows the 7th CPC Pay Matrix for all regular employees. Salaries are competitive and include several central government perks.
- Scientist (Entry Level): Pay Level-11 (โน67,700 - โน2,08,700).
- Technical Assistant: Pay Level-6 (โน35,400 - โน1,12,400).
- Technician: Pay Level-2 (โน19,900 - โน63,200).
Perks: Residential Quarters (subject to availability), Leave Travel Concession (LTC), and Childrenโs Education Allowance.
Allowances: Dearness Allowance (DA), House Rent Allowance (HRA), and Transport Allowance (TA) as per central government norms.
๐ฏ Selection Process
The selection methodology at CEERI is rigorous to ensure the induction of high-quality manpower:
- Scientists: Screening of applications followed by a direct Personal Interview. For higher grades, a seminar presentation may be required.
- Technical Staff: A two-stage process consisting of a Trade Test (qualifying nature) followed by a Competitive Written Examination.
- Project Staff: Usually selected through a Walk-in-Interview or an online interview based on academic merit and project requirements.
How to Crack CSIR-CEERI Exams
- Focus on Core Fundamentals: For Technical Assistant and Scientist roles, deep-dive into your core subjects (Electronics, VLSI, or Communication). CEERI exams prioritize conceptual clarity over rote memorization.
- Stay Updated on CSIR Research: Familiarize yourself with CEERIโs current research areas like MEMS, Power Electronics, and AI. Mentioning these during interviews shows your alignment with the instituteโs goals.
- Practice Trade-Specific Skills: For Technicians, the Trade Test is the first hurdle. Ensure you have hands-on experience with equipment relevant to your ITI trade or Diploma specialization.
โ Frequently Asked Questions: Central Electronics Engineering Research Institute Jobs
What is the maximum age limit for a Scientist post at CEERI?
The upper age limit for the post of Scientist is generally 32 years. However, relaxations apply for SC/ST/OBC and PwBD candidates as per Government of India rules.
Does CEERI require GATE scores for regular Scientist recruitment?
Typically, Scientist recruitment is done through direct interviews based on M.E./M.Tech/PhD qualifications. However, GATE scores are often mandatory for Project Associate and JRF positions.
What is the probation period for permanent employees at CEERI?
Most regular positions at CEERI have a probation period of two years, which may be extended based on performance evaluation.
Can final year students apply for Technical Assistant posts?
No, candidates must possess the essential qualification (Diploma/B.Sc) and the required experience as of the closing date of the online application.
Is there any application fee for women candidates?
No, Women candidates, SC/ST, PwBD, and CSIR employees are generally exempted from paying the application fee (usually โน500 for others).
Where are the outreach centers of CEERI located?
Apart from the main lab in Pilani, CEERI has two major outreach centers in Chennai and Jaipur.
What is the bond requirement for Scientist positions?
While there isn't a traditional "bond" for all roles, certain specialized training programs or study leaves may require a service bond as per CSIR rules.
Is a PhD mandatory for the Scientist entry level?
No, the minimum qualification for a Scientist (Level-11) is typically an M.E./M.Tech in a relevant field. A PhD is usually required for Senior Scientist and higher levels.